Modeling of electrochemical metallization-based two-dimensional material memristors for neuromorphic applications

Renjith Sasikumar, Arvind Ajoy, and Revathy Padmanabhan

Abstract-Electrochemical metallization-based two dimensional (2D) material memristors with vertical transport and small inter-electrode distances have been reported recently. Their device characteristics exhibit multiple conductance states with relatively low switching voltages, which make them well-suited for low power neuromorphic applications. Our work models the transport in these 2D material-based memristors, with a focus on explaining and capturing their current-voltage characteristics. The model also captures the dynamics of switching (with an emphasis on the estimation of switching energies and delays), and quantitatively captures the experimentally observed spike-timedependent plasticity behaviour in these devices. The simulation results obtained using our model (and implemented in Verilog-A) have been validated with experimental data from multiple sources. Our work demonstrates the flexibility of including different transport mechanisms (such as, tunneling, space charge limited conduction) in a unified simulation framework.

Index Terms—dynamic characteristics, electrochemical metallization (ECM), memristors, spike-time-dependent plasticity (STDP), transition metal dichalcogenides (TMDs), twodimensional (2D) materials.

I. INTRODUCTION

RESISTIVE-SWITCHING devices are a critical component for the realisation of computational systems that mimic biological neural systems. In biological systems, connection weights between the neurons is dependent on the time lapse between the neuron's action potentials. Resistiveswitching devices (memristors) with multiple conductance states can mimic this biological spike-time-dependent plasticity (STDP) behaviour, with multiple conductance states being analogous to different synaptic weights. The analog nature observed in the device characteristics is ideal for their use in neuromorphic computing applications, as it mimics the behaviour of a synapse in a neural network that exhibits STDP behaviour [1], [2]. STDP in memristors has been experimentally demonstrated [3]-[14]. Additionally, memristors are one of the contenders as storage elements in non-volatile memories. The change in conductance in memristors can be, broadly, attributed to vacancy migration inside the switching layer (valence change memory: VCM) [6], [7], [9], or to the formation of metallic filaments inside the switching layer (electrochemical metallization: ECM) [4], [8], [13].

Recently, memristors using two-dimensional (2D) materials, such as MoS₂, WS₂, WSe₂ (transition metal dichalcogenides: TMDs) [4], [8]–[10], [13], [15]–[20] and black phosphorus [21] as switching layers, have been reported. These 2D materials are innately thin and are well-suited for highly scaled devices. Depending on the device structure, the transport in these devices can be vertical [4], [13], [15]–[17], [19], [21], or horizontal [8], [9], [18]. 2D memristors with vertical transport have thin inter-electrode distances and low switching voltages, making them well-suited for low power applications. The resistive switching mechanism in these devices is, usually, VCM [9], [16], [17], or ECM [4], [8], [13], [18], [21]. There have also been reports where the switching is attributed to metal substitution in sulphur vacancies in certain TMD memristors [20]. Since most of these devices exhibit analog switching characteristics with multiple conductance states, they can be configured to exhibit STDP behaviour as well, as demonstrated experimentally in [4], [13].

1

A wide range of models ranging from simple macro models [22] to atomistic Monte-Carlo models [23] explain resistive switching in ECM devices. Some of these models explain current-voltage (I-V) characteristics based on ion transport and do not include other modes of transport, such as, tunneling [24], [25]. Electron tunneling in ECM devices, along with ion transport, has been modeled in [26], [27]. However, these models have not been developed specifically for 2D materialbased memristors. Note that devices with metal-2D material interfaces have low barrier heights [28]-[32]. The estimation of tunnel current in such devices must, therefore, include the possible change of barrier geometry during the input voltage sweep [33]. Moreover, in devices with some 2D materials as switching layers, the impact of space charge limited current (SCLC) has to be considered [4], [13], [21]. A model which incorporates these aspects will be able to capture the behaviour of 2D material-based ECM memristors.

In this work, our focus is to model the static and dynamic characteristics of 2D material-based ECM memristors with vertical transport, for neuromorphic applications. The physics of ion transport in a generic ECM memristor has been given in [26], [27], [34], which captures its I-V characteristics. Recently, we had used this approach to model the I-V and its associated variability in ECM-based TMD memristors [35]. In this paper, we have enhanced this model to accommodate multiple modes of transport in 2D material-based ECM

Copyright © 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.

The authors are with Electrical Engineering, Indian Institute of Technology Palakkad, Palakkad, India. e-mail: 121804103@smail.iitpkd.ac.in; arvindajoy@iitpkd.ac.in; revathyp@iitpkd.ac.in.

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TNANO.2021.3133356, IEEE Transactions on Nanotechnology



Fig. 1. Schematic of: (a) a typical device structure of an ECM-based 2D memristor, illustrating the various physical processes occurring in the switching layer. (b) layered 2D materials, such as, MoS_2 , WS_2 , black phosphorous. (c) the equivalent circuit model; the different components in this circuit are discussed in Section II-C. (d) the setup in Cadence Spectre; the 2D material-based memristor block implements the algorithm shown in Fig. 2, using Verilog-A.

memristors (in addition to ion transport) – different tunnel mechanisms that are mainly dependent on the geometry of the barrier profile, and transport based on SCLC. The statics and dynamics of switching in 2D material-based memristors have been simulated with this approach, with an emphasis on the estimation of switching energies and delays. Additionally, we have quantitatively captured the STDP behaviour in these devices using the proposed model (implemented in Verilog-A). Our simulation results are validated with experimental data from multiple sources [4], [13], [21].

This paper is organized as follows. Section II outlines the typical device structure under consideration, followed by presenting our modeling approach along with the relevant approximations. Section III discusses the simulation results of I-V characteristics, accounting for their variability and analog nature, using the proposed model. Section IV discusses the simulation results related to the dynamics of switching along with the estimation of switching energies and delays, and its comparison with experimental data. Section V discusses the simulation results for the STDP behaviour, using the proposed model. Finally, Section VI presents our conclusions.

II. DEVICE MODEL

A. Device Structure

The schematic of the device structure of a typical 2D material-based memristor along with an illustration of the physical processes that occur during ECM-based switching, is shown in Fig. 1(a). These devices have an active electrode (such as, Cu or Ag), few layers of 2D material as the switching layer, and an inert electrode. A few of the layered 2D materials that have been used as the switching layer in ECM-based memristors with vertical transport [4], [13], [21], are illustrated in Fig. 1(b).

Resistive switching in ECM-based devices is, mainly, due to the redox reactions that occur at the metal-switching layer interfaces, electric field-driven ion migration, and the formation and dissolution of metallic filaments inside the switching layer [36]. During the SET process, nano-sized metallic filaments are formed inside the switching layer, switching the device from a high resistance state (HRS) to a low resistance state (LRS); during the RESET process, these metallic filaments dissolve upon the application of a bias with opposite polarity, switching the device back from LRS to HRS.

B. Model Framework and Approximations

Filament: In ECM-based devices with large dimensions of electrodes, growth of multiple filaments inside the switching layer is likely, due to multiple redox reactions that occur at the metal-switching layer interfaces. The growth rate of each of these filaments will be different. In this model, all calculations are made considering the fastest growing filament; that is, the calculation of the current in the device considers the growth of a single filament only. This is reasonable since tunneling current is exponentially dependent on the gap between the filament and the contact. Therefore, the current in the device will be dominated by the current from the fastest growing filament, effectively.

Even though filaments can have arbitrary geometrical shapes, we have assumed that they are cylindrical. Additionally, within a few cycles of measurement, we have assumed that the axial growth of the filament is more dominant as compared to its lateral growth; thus resulting in the formation and dissolution of a cylindrical filament with constant radius. The in-situ characterization of ECM memristors has shown that the filaments are nearly cylindrical or conical in shape [37], [38]. Therefore, cylindrical filament growth in devices with very thin switching layers (as is the case here), is a reasonable assumption.

Ion transport: In the presence of an electrical input, metal ions can hop through barriers, which can be interstitials or vacancies [4], [20], [39]. For the 2D material-based ECM memristors under consideration, since the applied electric field (E) is mostly less than the characteristic electric field for mobile ions in the switching layer (E_0) at room temperature, nonlinear ion hopping is approximated to linear ion drift [40]; this is discussed in Section II-C.

Electron transport: Since the thickness of the switching layer is small (therefore, the gap between the filament and the active electrode is smaller), tunnel current is one of the

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TNANO.2021.3133356, IEEE Transactions on Nanotechnology



Fig. 2. Flowchart indicating the simulation procedure.

CC is the current compliance; t_{final} is the final time instant of simulation. [†]KCL: Kirchhoff's current law. *KVL: Kirchhoff's voltage law.

dominant modes of electron transport in these devices. Transmission coefficients in the tunnel current, have been calculated using the WKB approximation. The *Fermi-Dirac* function has been replaced by a step function, to avoid numerical integration (*zero-temperature* approximation) [41], [42]. Additionally, since tunnel current densities calculated by accounting for confinement in nano-sized filaments and those that have been calculated without accounting for any confinement do not deviate substantially even when the filament-diameters are small [43], we have not accounted for any confinement in these filaments. Different tunnel mechanisms are dominant for different barrier profiles, which is discussed in Section II-C.

For the 2D material-based ECM memristors under consideration [4], [13], [21], the electrons injected from the electrodes tend to accumulate near the defect sites in the switching layer, thus forming a region of space charge. The impact of space charge limited current (SCLC) on the I-V characteristics of the device is dependent on the thickness and quality of the switching layer [44]–[46]. The influence of SCLC on the device characteristics of different 2D materialbased memristors is analysed in Section III.

While these assumptions and approximations abstract some details of the ECM process, we find that it presents a good description of the static and dynamic characteristics of many experimentally fabricated 2D material-based ECM memristors, as shown in Sections III, IV, and V. We also anticipate that this simple approach will be most amenable for the simulation of large arrays of these devices.

C. Modeling Approach

Fig. 1(c) shows the schematic of the equivalent circuit. The total current through the device I_{tot} [Eq. (1)] consists of an ionic component I_{ion} [see Eq. (2)]; and two electronic current components: (a) a tunnel component I_{tunn} , which is very sensitive to the tunnel gap x, and the barrier height $q\Phi_0$ [see Eq. (6) and (7)]; and (b) a space charge limited current



Fig. 3. (a)-(b) Schematic of the energy band profile showing the metal-2D material-metal interface, in the case of: (a) a trapezoidal barrier. (b) a triangular barrier. (c) Current through the different barriers.

(SCLC) component I_{SCLC} , which depends on the properties of the switching layer and the gap x [see Eq. (8)].

$$I_{tot} = I_{ion} + I_{tunn} + I_{SCLC} \tag{1}$$

The ionic current drives the ECM process, which involves a charge transfer reaction. This is described by the *Butler-Volmer* equation [26], [27],

$$I_{ion} = I_0 \left\{ \exp\left(z\frac{q}{k_B T}(1-\alpha)\eta\right) - \exp\left(-z\frac{q}{k_B T}\alpha\eta\right) \right\}_{(2)}$$

where, I_0 represents the exchange current, α is the charge transfer coefficient, z is the charge transfer number, η is the overpotential at the metal-switching layer interface, k_B is the Boltzmann constant, and T is the temperature.

The applied voltage, V_{app} , drops across the tunnel gap (V_{tunn}) , metallic filament $(I_{tot} \cdot R_{fil})$, the top and bottom electrodes $[I_{tot} \cdot (R_{active} + R_{inert})]$, and a series resistance $(I_{tot} \cdot R_{ser})$:

$$V_{app} = V_{tunn} + I_{tot} \cdot \left(R_{fil} + R_{active} + R_{inert} + R_{ser} \right)$$
(3)

 R_{ser} can be attributed to contact resistance, and/or to the introduction of a series resistance to limit the current through the device. The filament resistance, R_{fil} , is calculated as $R_{fil} = \rho_{fil} \cdot (L - x)/(\pi r_{fil}^2)$, where r_{fil} is the radius of the filament.

The total voltage drop across the tunnel gap is given by,

$$V_{tunn} = \eta_{ac} + (I_{ion} \cdot R_{ion}) - \eta_{fil} \tag{4}$$

where, η_{ac} and η_{fil} are the overpotentials at the active electrode-switching layer interface and the filament-switching layer interface, respectively. R_{ion} is the ion resistance, calculated as $R_{ion} = \rho_{ion} \cdot x/(\pi r_{ion}^2)$. Here, we assume $r_{ion} = r_{fil}$.

The change in tunnel gap, x, due to filament growth and dissolution is given by *Faraday's law* of electrolysis [26], [27]:

$$\frac{dx}{dt} = -k \cdot J_{ion}, \quad \text{where,} \quad k = \frac{M_{Active}}{z \cdot q \cdot \rho_{m_{Active}}} \tag{5}$$

 J_{ion} is the ionic current density; M_{active} and $\rho_{m_{active}}$ are the the atomic mass and mass density of active electrode, respectively.

As the metal-2D material interfaces have low barrier heights, during the input sweep, the barrier profile can change from trapezoidal [for lower voltages: when $qV_{tunn} < q\Phi_0$; see Fig. 3(a)] to triangular [for higher voltages: when $qV_{tunn} >$ $q\Phi_0$; see Fig. 3(b)]. We have accounted for both cases [35]. This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TNANO.2021.3133356, IEEE Transactions on Nanotechnology

Parameters	Cu/MoS ₂ /Au [4]	Ag/WS ₂ /Pt [13]	Cu/BP/Au [21]	Remarks
Mass density of active electrode, $\rho_m \qquad (\times 10^6 q/m^3)$	8.95 [26]	10.49 [27]	8.95 [26]	material parameter of the active electrode
Atomic mass of active electrode, $M_{active}(\times 10^{-22}a)$	1.06 [26]	1.79 [27]	1.06 [26]	material parameter of the active electrode
Ion resistivity, $\rho_{ion}(\Omega - m)$	1×10^{-2} [26]	1×10^{-2} [26]	1×10^{-2} [27]	ρ_{ion} in switching layer, fitting parameter
Filament resistivity, $\rho_{fil}(\times 10^{-8}\Omega - m)$	2 [26], [47]	1.8 [27]	2 [26], [47]	material parameter of the metal filament
Charge transfer number, z	2 [26]	1 [27]	2 [26]	material parameter of the active electrode
Exchange current density, $j_0(A/m^2)$	8×10^{-2}	2×10^4	4×10^{-2}	depends on temperature, ion concentration [26]; fitting parameter
Active electrode resistivity, $\rho_{active}(\Omega\!-\!m)$	$1.7 imes 10^{-8}$ [48]	$1.6 imes 10^{-8}$ [48]	$1.7{ imes}10^{-8}$ [48]	material parameter of the active electrode
Inert electrode resistivity, $\rho_{inert}(\Omega - m)$	2.4×10^{-8} [48]	0.98×10^{-7} [48]	2.4×10^{-8} [48]	material parameter of the inert electrode
Switching layer thickness, $L(\times 10^{-9}m)$	1.23 [4]	65 [13]	15,32 [21]	determined by the device under consideration
Tunnel barrier height, $q\Phi_0(eV)$	0.5 [28], [29]	0.38 [31], [32]	0.55 [30]	based on metal-switching layer interface
Temperature, $T(K)$	300 [4]	300 [13]	300 [21]	determined by measurement temperature
Effective mass of electron, m_{eff}	$0.55m_0$ [49]	0.37m ₀ [50]	$0.20m_0$ [51]	m_{eff} in switching layer; material parameter
Mobility of electrons, $\mu(m^2/Vs)$	270×10^{-4} [52]	40×10^{-4} [53]	1.10 [54]	μ in switching layer, material parameter
Dielectric constant, ϵ_r	4 [55]	6.6 [56]	3.06 [57]	ϵ_r of switching layer, material parameter
Free charge carrier fraction, θ	8×10^{-4}	8×10^{-4}	16×10^{-2}	fraction of free electrons from injected ones; fitting parameter

 TABLE I

 Nominal parameter values used for simulations

The tunnel current through different barriers, at different bias regimes, is depicted in Fig. 3(c).

The tunnel current, at low bias, through a trapezoidal barrier, can be approximated as [26], [27], [33], [42]:

$$I_{trapezoid} \approx \frac{k_1}{x} \cdot V_{tunn} \cdot \exp\left(-\frac{4\pi}{h}k_2x\right) \tag{6}$$

where, $k_1 = \pi r_{fil}^2 \cdot \frac{3q^2Ck_2}{2h^2}$, $k_2 = \sqrt{2m_{eff}\Phi_0}$, and m_{eff} is the effective mass of the electron in the switching layer.

The tunnel current across a triangular barrier is given by [41], [33]:

$$I_{triangular} \approx \frac{k_3}{x^2} \cdot V_{tunn}^2 \cdot \exp\left(-\frac{k_4 x}{V_{tunn}}\right) C_1 \qquad (7)$$

where,
$$k_3 = \pi r_{fil}^2 \cdot \frac{q^3 m_e}{8\pi m_{eff} h(q\Phi_0)}, \ k_4 = \frac{8\pi \sqrt{2m_{eff}}}{3hq} \cdot (q\Phi_0)^{\frac{3}{2}}$$

 $C_1 = 1 - [(\lambda \cdot qV_{tunn}) + 1] \exp\{-\lambda \cdot qV_{tunn}\},$
and $\lambda = \frac{4\pi \sqrt{2m_{eff}}}{hq} \cdot \frac{x}{V_{tunn}} \cdot (q\Phi_0)^{\frac{1}{2}}$

SCLC is a function of both, the gap x and the tunnel voltage V_{tunn} . It is modeled as a voltage-controlled current source I_{SCLC} , as shown in Fig. 1(c), and given by [44]–[46]:

$$I_{SCLC} = \theta \cdot \epsilon \cdot \mu \cdot \frac{V_{tunn}^2}{x^3} \left(\pi r_{fil}^2 \right) \; ; \; \theta = \frac{9}{8} \cdot \frac{n_{free}}{n_{free} + n_{trap}} \tag{8}$$

 θ is the ratio of free carriers to total carriers injected, n_{free} and n_{trap} represent free and trapped carrier densities, respectively. ϵ_r is the dielectric constant of the switching layer and μ is the mobility of electrons in the switching layer [44]–[46].

Based on the switching layer thickness, each transport mechanism has a different impact on the switching characteristics. In general, the ion current influences the SET voltage. As the ion current increases, filament grows at a faster rate, and hence, the SET voltage decreases [26]. Tunnel current is dominant in both LRS and HRS for devices with thin switching layers. However, for devices with comparatively thicker switching layers, other components, such as SCLC can be dominant in HRS; this is because the tunnel current decreases exponentially with increasing tunnel gap. Our model has been validated with multiple experimental data in [4], [13], [21], discussed in detail in Section III.

4

III. SIMULATION OF I-V CHARACTERISTICS

The simulations of I-V characteristics of 2D material-based ECM memristors are presented in this section. An explicit *Runge-Kutta* method, implemented in MATLAB, is used for solving the ordinary differential equation, Eq. (5) [35]. In this work, we have implemented the proposed model using Verilog-A as well, which gives identical results. The Verilog-A approach is simpler to use while simulating circuits involving memristors. Fig. 1(d) shows the simulation setup in Cadence Spectre, and Fig. 2 explains the simulation procedure. The nominal values of the parameters used for simulation, along with justifications, are summarised in Table I.

A. I-V in pristine devices

In this section, simulation of initial I-V characteristics of different 2D material-based memristors using the proposed model is presented. Initially, we consider Cu/MoS₂/Au memristor, whose device structure and detailed fabrication procedure are given in [4]. The I-V of pristine devices with

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TNANO.2021.3133356, IEEE Transactions on Nanotechnology

5



Fig. 4. Simulation of Cu/MoS₂/Au memristor: (a), (b), (d)-(f) Simulation results for device with $2\mu m \times 2\mu m$ area: (a) I-V characteristics of a pristine device, with current compliance at 2mA; inset shows the input voltage. (b) Variation of tunnel gap and different current components, as a function of the time-step corresponding to the input bias shown in the inset of (a). (d) Variability in I-V, due to the existence of a residual and changing filament. (e)-(f) Multiple conductance states: (e) Consecutive positive and negative input cycles, and corresponding changes in the tunnel gap. (f) I-V characteristics. (c) Simulation results of I-V characteristics for a pristine device with $0.1\mu m \times 0.1\mu m$ area; high value of R_{ser} indicates the use of a current-limiting resistor. (a)-(f) All experimental data is from [4]; parameter values used for the simulation are given in respective insets and in Table I.



Fig. 5. Simulation of I-V characteristics of Cu/BP/Au memsitor: (a) with 15nm-thick BP. (b) with 32nm-thick BP. The experimental and simulation data shown correspond to the first and tenth cycle of measurement. (c) with 32nm-thick BP, SCLC is found to be more dominant than the tunnel current, specially in the HRS regime. All experimental data is from [21]; parameter values used for the simulation are given in respective insets and in Table I.

different electrode areas have been simulated and compared with experimental data, and are shown in Fig. 4(a)-(c). The parameter values used for the simulation are listed in Table I and in the insets of Fig. 4(b) and (c). In pristine devices, the initial gap between the filament and the top electrode is almost equal to the thickness of the switching layer; that is, the filament thickness, initially, is negligible. When the device undergoes multiple SET and RESET cycles, a small residual filament can remain, leading to different initial filament thickness for further voltage cycles. The input signal used for the simulations is shown in the inset of Fig. 4(a), and is consistent with the measurement setup used in [4]. The variation of the tunnel gap and different current components, as a function of time, is shown in Fig. 4(b). A decrease in the tunnel gap increases the tunnel current, and the device switches from HRS to LRS (SET); an increase in the tunnel gap (as seen in the latter half of the input cycle) leads to decreasing tunnel current, switching the device back to HRS (RESET). Due to the thin

 MoS_2 switching layer, the tunnel current is always higher (by orders of magnitude) than the ionic and SCLC components.

We have also considered black phosphorous (BP)-based ECM memristors, whose device structure and fabrication details are reported in [21]. Note that the switching layer is thicker in these devices, as compared to the MoS₂ memristors discussed earlier. The simulated I-V characteristics of pristine Cu/15*nm*-BP/Au and Cu/32*nm*-BP/Au memristors are shown in Fig. 5(a) and (b), respectively, and is compared with the corresponding experimental data obtained from [21]. The parameter values used for the simulation are listed in Table I and in the insets of Fig. 5(a) and (b). In these devices, SCLC is found to be more dominant than the tunnel current, specially in the HRS regime; this is clearly seen in Fig. 5(c). The impact of SCLC is significantly higher in these devices, as compared to MoS₂ memristors discussed earlier.

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TNANO.2021.3133356, IEEE Transactions on Nanotechnology



Fig. 6. (a) Simulation of I-V characteristics of Ag/WS₂/Pt memristors. Δ indicates the change in the values of the parameters from those used during the initial run; this captures the variability in I-V. Traces in different shades of grey in the background show the experimentally measured I-V and its associated variability during multiple input sweeps. (b)-(c) Simulation results for the dynamics of the switching during: (b) SET process. (c) RESET process. All experimental data is from [13]; parameter values used for the simulation are given in respective insets and in Table I.

B. Variability and analog nature

In this section we analyze the capability of our model in explaining the intra-device variability of different memristors. Our analysis shows that the presence of residual and changing filaments in the switching layer, significantly impacts the intradevice variability. Additionally, this explains the analog nature of the device, which is essential for neuromorphic applications.

As observed experimentally in Cu/MoS₂/Au memristors [4], after multiple input cycles, the resistance observed in HRS is smaller than the corresponding resistance for a pristine device. This variability in I-V, after repeated input sweeps, can be attributed to the incomplete dissolution of the filament after each cycle. Fig. 4(d) shows the simulation results for I-V characteristics, with non-zero initial filament thickness and increased filament diameter (as compared to the corresponding pristine device). The parameters used for the simulation are given in Table I and in the inset of Fig. 4(d). Upon the application of consecutive positive and negative input voltage pulses, multiple conductance states have been observed in these devices [4]. The simulation results are shown in Fig. 4(f). Variation of the tunnel gap as a function of time and applied voltage, is shown in Fig. 4(e). With consecutive positive(negative) bias cycles, increase(decrease) in conductance is observed along with the collapse of the hysteresis window; this is due to the gradual reduction(increase) in the tunnel gap [see Fig. 4(e) and (f)]. Our model is able to capture the qualitative behaviour of experimentally measured characteristics in [4].

Variability has also been experimentally observed in Ag/WS₂/Pt [13] and Cu/BP/Au memristors [21], after multiple input sweep cycles. Our model is able to capture the variability in these devices as well, by considering a non-zero initial filament length and increased filament radius (due to residual and changing filaments), and change in the effective series resistance (due to change in interface resistance). The variability in Cu/BP/Au and Ag/WS₂/Pt memristors are simulated and shown in Fig. 5(a)-(b) and Fig. 6(a), respectively.

The parameters used for the simulation are listed in Table I and in the insets of the respective figures. Our model is thus able to capture the experimentally measured I-V characteristics and the associated variability reasonably well, and across multiple ECM-based memristors with different 2D materials used as switching layers.

IV. SIMULATION OF THE DYNAMICS OF SWITCHING

In this section, the simulation of the switching characteristics during dynamic SET and RESET processes is explained using the proposed model. Further, we estimate the switching energies and delays during SET and RESET processes using the simulation results, and validate with experimental data from literature. Estimation of these parameters is crucial for the use of memristive devices in both, memory and neuromorphic applications. This is essential in predicting the power budget of arrays of the device under consideration, before proceeding with the fabrication and implementation of these systems.

We have simulated the dynamics of switching in Ag/WS₂/Pt memristors, fabricated in [13]. The model for the Ag/WS₂/Pt memristor is implemented in Verilog-A using Cadence Spectre, and the corresponding circuit symbol is created using the schematic editor; the simulation setup is shown in Fig. 1(d). We have used a piecewise linear voltage source, to define the input signal. The simulation procedure is given in Fig. 2. The differential equation is solved numerically in Spectre. At every time-step, node voltages and branch currents are calculated by solving Eq. (3) in voltage-controlled mode, or Eq. (1) in current-controlled mode. Table I gives the nominal parameter values used for simulation.

A. Switching delays during SET and RESET

The simulation results for the switching behaviour during SET and RESET processes are given in Fig. 6(b) and (c), respectively, for the Ag/WS₂/Pt memristors fabricated in [13]. The amplitude of the input pulse used during SET and RESET operation is about 1.1V and -2.7V, respectively, with pulse duration of about 100ns, and rise and fall times of about 5ns. This is consistent with the input signals used for pulsed measurements in the experimental setup detailed in [13]. The device switches from HRS to LRS in about 65ns after the SET pulse, and it switches from LRS to HRS about 86ns

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TNANO.2021.3133356, IEEE Transactions on Nanotechnology



Fig. 7. (a) Illustration of synaptic transmission in neurons. The connection weights between the neurons is dependent on the time lapse between the neuron's action potentials, and this dictates whether the connection between them is strengthened (potentiation), or weakened (depression). This behaviour is called spike-time-dependent plasticity (STDP). (b) The memristive equivalent, with a series of identical pre-synaptic (V_{pre}) and post-synaptic pulses (V_{post}) with a time delay. (c) Setup in Cadence Spectre; the Cu/MoS₂/Au block implements the algorithm shown in Fig. 2, using Verilog-A. (d)-(e) V_{post} , V_{pre} , and V_{eff} , as a function of time, for: (d) $\Delta t < 0$, and (e) $\Delta t > 0$. (f) Simulation results for the variation of the normalized change in conductance (ΔG) as a function of Δt (shown as \circ), along with the peak amplitude of $|V_{eff}|$; this has been compared with the experimental data (shown as \times) from [4]. Note: The lines joining the datapoints (\circ, \times) are only a guide for the eye.

after applying the input RESET pulse, which is consistent with the experimentally measured delays during SET and RESET processes in [13].

B. Energy consumption during switching

We have calculated the switching energy during SET and RESET processes. Using the applied voltage (V_{app}) and the cell current (I_{cell}) , the instantaneous power (P_{ins}) and switching energy (E_{switch}) are calculated using Eq. (9) and (10), respectively [58].

$$P_{ins}(t) = I_{cell}(t) \times V_{app}(t)$$
(9)

$$E_{switch}(t) = \int_0^t I_{cell}(t) \times V_{app}(t) \times dt$$
 (10)

The switching energy during the SET process is estimated to be about 19pJ, and the energy consumption during the RESET process is about 406pJ. The parameter values used for the simulation are listed in Table I and in the insets of the respective figures. Note that the energy consumption during switching is dependent on the peak amplitude and duration of the input pulse; that is, higher the magnitude or/and longer the duration of the SET/RESET pulse, higher is the corresponding switching energy [59], [60].

Estimation of SET and RESET switching delays, switching energies, and power consumption for a single memristor can

be useful, as it can be extended to calculate and estimate these parameters (and their limits) in crossbar array architectures of these devices. The expected energy consumption per synaptic event (change from one conductance state to another) in a memristive synapse system is of the order of pJ, which is smaller as compared to that of a synapse system implemented using conventional CMOS technology, which has energy consumption typically in the order of nJ [61]. Thus, our model can be extended to provide useful insight into the design of memristive device arrays for neuromorphic applications.

V. SIMULATION OF STDP BEHAVIOUR

A. Review of STDP: pre-synaptic and post-synaptic pulses

In biological systems, connection weights between neurons is dependent on the time lapse between the neuron's action potentials. This behaviour is called spike-time-dependent plasticity (STDP), illustrated in Fig. 7(a). Memristors with multiple conductance states can mimic this biological STDP behaviour, with multiple conductance states being analogous to different synaptic weights. This can be achieved by the application of a series of identical pre-synaptic pulses (V_{pre}) and post-synaptic pulses (V_{post}) across the memristor, such that they arrive at two different instances in time, t_{pre} and t_{post} , respectively, with $\Delta t = t_{post} - t_{pre}$. The effective voltage across the memristor V_{eff} is given by: $V_{eff} = V_{post} - V_{pre}$. This is illustrated in Fig. 7(b). If the pre-synaptic pulse arrives before the post-synaptic pulse ($\Delta t > 0$), then the peak of V_{eff} is greater than the threshold value, and hence undergoes a potentiation (increasing conductance). If the pre-synaptic pulse arrives after the post-synaptic pulse ($\Delta t < 0$), then the peak of V_{eff} is below the threshold, and hence undergoes a depression (decreasing conductance).

B. Simulation results and discussion

In this section, the simulation of STDP behaviour in ECMbased Cu/MoS₂/Au memristors is explained using the proposed model. We have implemented this in Verilog-A; the simulation setup is shown in Fig. 7(c). A series of pre-synaptic and post-synaptic pulses are created using piecewise linear voltage source in Cadence Spectre, and are applied between the bottom and top electrodes of the memristor.

The simulation procedure is as follows. A post-synaptic pulse V_{post} is applied at the top electrode. Similarly, a presynaptic pulse V_{pre} is applied at the bottom electrode after a time delay. The pre-synaptic and post-synaptic pulses have the same shape, linearly increasing from 0V to 0.175V for a duration of 1ms and then from -0.175V to 0V for a duration of 1ms, arriving at two different time instances t_{pre} and t_{post} , respectively. Additionally, we have applied five pairs of such pre-synaptic and post-synaptic pulses, such that $|\Delta t| = 0.1, 0.3, 0.5, 0.7, 0.9ms$. Note that these inputs are consistent with the inputs used for the STDP measurement in the experimental setup detailed in [4].

The variation of these pre-synaptic (V_{pre}) and post-synaptic pulses (V_{post}) , and the effective voltage across the memristor (V_{eff}) as a function of time, for $\Delta t < 0$ and $\Delta t > 0$, is shown in Fig. 7(d) and (e), respectively. We have calculated the conductance for each Δt value listed above, using the simulation procedure given in Fig. 2. For $\Delta t > 0$, the change in conductance is calculated from HRS. Similarly, for $\Delta t < 0$, the change in conductance is calculated from LRS [4]. Fig. 7(f) shows the change in conductance (ΔG) for different values of Δt , along with the corresponding value of the peak amplitude of the voltage across the memristor $|V_{eff}|$. The simulation results obtained using our model match well with the experimentally obtained data in [4].

For the simulation of neuromorphic applications aggregating these devices in a network, we should expect an interdevice dispersion. The inter-device variability in memristive neuromorphic systems has been experimentally analyzed in [62]. We have considered ten devices with different initial tunnel gaps ranging from $x_0 = 0.6L$ to $x_0 = L$, connected as shown in the inset of Fig. 8. The initial tunnel gaps of these devices are distributed, such that the difference in the tunnel gaps of these devices is about 0.5Å. The initial conductance of these devices are calculated using a read pulse of 0.1Vand duration of $100\mu s$. Twenty consecutive SET (potentiation) pulses of magnitude 0.6V and duration $100\mu s$ are applied to all devices. Conductance is measured after each SET pulse, using a read voltage of magnitude 0.1V and duration $100\mu s$ as shown in the inset of Fig. 8. The observed conductance, and the estimated inter-device dispersion is shown in Fig. 8.



Fig. 8. Simulation results of variation in conductance as a function of consecutive pulses, for ten devices with different initial residual filament thickness. The error bar indicates the inter-device dispersion. The inset shows the simulation setup and the input signal.

Our simulation results show that the inter-device dispersion reduces with subsequent potentiation pulses. In ECM devices with remnant filaments, the height of the filament increases and becomes almost uniform in all devices as the number of consecutive potentiation pulses increase. Conductance in ECM devices mainly depends on the tunnel gap. Therefore, the interdevice dispersion in ECM devices decreases with repeated potentiation pulses.

Our model can be extended further, to estimate switching energies and to provide insight into the design of memristor arrays for neuromorphic applications.

VI. CONCLUSION

We have presented a one-dimensional model for filament growth, based on the physics of electrochemical metallization (implemented in Verilog-A) that captures the experimentally observed I-V characteristics, estimates multiple conductance states, and quantitatively captures the observed variability in the I-V characteristics, in 2D material-based ECM memristors with vertical transport. Our work demonstrates the flexibility of including different transport mechanisms (such as, tunneling, space charge limited conduction) in a unified simulation framework. The model is also able to capture the dynamics of switching (with an emphasis on the estimation of switching energies and delays), and is able to quantitatively capture the experimentally observed STDP behaviour in these devices. The simulation results have been validated with experimental data from multiple sources. Further, inter-device variability of 2D material-based ECM device has been analyzed using the proposed model. Our model can be extended to provide useful insight into the design of memristor crossbar architectures for neuromorphic and memory applications.

ACKNOWLEDGMENT

The authors thank Dr. Stephan Menzel, Dr. K. L. Ganapathi, and Dr. L. N. Theagarajan for useful inputs; and the Indian Institute of Technology Palakkad for providing the tool Cadence.

REFERENCES

- W. Cai and R. Tetzlaff, "Synapse as a Memristor," in *Memristor Networks*, A. Adamatzky and L. Chua, Eds. Cham, Switzerland: Springer International Publishing, 2019, ch. 12, pp. 351–367.
- [2] M. Suri, "Technologies émergentes de mémoire résistive pour les systèmes et application neuromorphique," Ph.D. dissertation, Univ. de Grenoble, Grenoble, France, 2013.
- [3] T. Mazur, P. Zawal, and K. Szaciłowski, "Synaptic plasticity, metaplasticity and memory effects in hybrid organic-inorganic bismuthbased materials," *Nanoscale*, vol. 11, no. 3, pp. 1080–1090, Mar. 2019, doi:10.1039/C8NR09413F.
- [4] R. Xu, H. Jang, M. H. Lee, D. Amanov, Y. Cho, H. Kim, S. Park, H. J. Shin, and D. Ham, "Vertical MoS₂ Double-Layer Memristor with Electrochemical Metallization as an Atomic-Scale Synapse with Switching Thresholds Approaching 100 mV," *Nano Lett.*, vol. 19, no. 4, pp. 2411–2417, Mar. 2019, doi:10.1021/acs.nanolett.8b05140.
- [5] K. A. Campbell, K. T. Drake, and E. H. Smith, "Pulse Shape and Timing Dependence on the Spike-Timing Dependent Plasticity Response of Ion-Conducting Memristors as Synapses," *Front. Bioeng. Biotechnol.*, vol. 4, Dec. 2016, Art. no. 97, doi:10.3389/fbioe.2016.00097.
- [6] M. Prezioso, F. Merrikh Bayat, B. Hoskins, K. Likharev, and D. Strukov, "Self-Adaptive Spike-Time-Dependent Plasticity of Metal-Oxide Memristors," *Sci. Rep.*, vol. 6, Feb. 2016, Art. no. 21331, doi:10.1038/ srep21331.
- [7] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," *Nano Lett.*, vol. 10, no. 4, pp. 1297–1301, Mar. 2010, doi:10.1021/n1904092h.
- [8] J. Guo, L. Wang, Y. Liu, Z. Zhao, E. Zhu, Z. Lin, P. Wang, C. Jia, S. Yang, S.-J. Lee, W. Huang, Y. Huang, and X. Duan, "Highly Reliable Low-Voltage Memristive Switching and Artificial Synapse Enabled by van der Waals Integration," *Matter*, vol. 2, no. 4, pp. 965–976, Apr. 2020, doi:10.1016/j.matt.2020.01.011.
- [9] D. Li, B. Wu, X. Zhu, J. Wang, B. Ryu, W. D. Lu, W. Lu, and X. Liang, "MoS₂ Memristors Exhibiting Variable Switching Characteristics toward Biorealistic Synaptic Emulation," *ACS Nano*, vol. 12, no. 9, pp. 9240– 9252, Sep. 2018, doi:10.1021/acsnano.8b03977.
- [10] X. Feng, X. Liu, and K. W. Ang, "2D photonic memristor beyond graphene: Progress and prospects," *Nanophotonics*, vol. 9, no. 7, pp. 1579–1599, Mar. 2020, doi:10.1515/nanoph-2019-0543.
- [11] T.-J. Ko, H. Li, S. A. Mofid, C. Yoo, E. Okogbue, S. S. Han, M. S. Shawkat, A. Krishnaprasad, M. M. Islam, D. Dev, Y. Shin, K. H. Oh, G.-H. Lee, T. Roy, and Y. Jung, "Two-Dimensional Near-Atom-Thickness Materials for Emerging Neuromorphic Devices and Application," *iScience*, vol. 23, no. 11, Nov. 2020, Art. no. 101676, doi:10.1016/j.isci.2020.101676.
- [12] Z. Zhou, X. Yan, J. Zhao, C. Lu, D. Ren, N. Lu, J. Wang, L. Zhang, X. Li, H. Wang, and M. Zhao, "Synapse behavior characterization and physical mechanism of a TiN/SiOx/p-Si tunneling memristor device," *J. Mater. Chem. C*, vol. 7, pp. 1561–1567, Jan. 2019, doi:10.1039/ C8TC04903C.
- [13] X. Yan, C. Qin, C. Lu, J. Zhao, R. Zhao, D. Ren, Z. Zhou, H. Wang, J. Wang, L. Zhang, X. Li, Y. Pei, G. Wang, Q. Zhao, K. Wang, Z. Xiao, and H. Li, "Robust Ag/ZrO₂/WS₂/Pt Memristor for Neuromorphic Computing," ACS Appl. Mater. Interfaces, vol. 11, no. 51, pp. 48029– 48038, Dec. 2019, doi:10.1021/acsami.9b17160.
- [14] H. Wang, X. Yan, S. Wang, and N. Lu, "High-Stability Memristive Devices Based on Pd Conductive Filaments and Its Applications in Neuromorphic Computing," *ACS Appl. Mater. Interfaces*, vol. 13, no. 15, pp. 17844–17851, Apr. 2021, doi:10.1021/acsami.1c01076.
- [15] P. Zhang, C. Gao, B. Xu, L. Qi, C. Jiang, M. Gao, and D. Xue, "Structural Phase Transition Effect on Resistive Switching Behavior of MoS₂-Polyvinylpyrrolidone Nanocomposites Films for Flexible Memory Devices," *iScience*, vol. 12, no. 15, pp. 2077–2084, Apr. 2016, doi:10.1002/smll.201503827.
- [16] R. Ge, X. Wu, M. Kim, J. Shi, S. Sonde, L. Tao, Y. Zhang, J. C. Lee, and D. Akinwande, "Atomristor: Nonvolatile Resistance Switching in Atomic Sheets of Transition Metal Dichalcogenides," *Nano Lett.*, vol. 18, no. 11, pp. 434–441, Dec. 2017, doi:10.1021/acs.nanolett.7b04342.
- [17] S. Bhattacharjee, E. Caruso, N. McEvoy, C. Ó Coileáin, K. O'Neill, L. Ansari, G. S. Duesberg, R. Nagle, K. Cherkaoui, F. Gity, and P. K. Hurley, "Insights into Multilevel Resistive Switching in Monolayer MoS₂," ACS Appl. Mater. Interfaces, vol. 12, no. 5, pp. 6022–6029, Jan. 2020, doi:10.1021/acsami.9b15677.

- [18] S. Yin, Z. Luo, Q. Li, C. Xiong, Y. Liu, R. Singh, F. Zeng, Y. Zhong, and X. Zhang, "Emulation of Learning and Memory Behaviors by Memristor Based on Ag Migration on 2D MoS₂ Surface," *Phys. Status Solidi A*, vol. 216, no. 14, Jul. 2019, Art. no. 1900104, doi:10.1002/pssa.201900104.
- [19] M. Sivan, Y. Li, H. Veluri, Y. Zhao, B. Tang, X. Wang, E. Zamburg, J. F. Leong, J. X. Niu, U. Chand, and A. V. Y. Thean, "All WSe₂ 1T1R resistive RAM cell for future monolithic 3D embedded memory integration," *Nat. Commun.*, vol. 10, Nov. 2019, Art. no. 5201, doi:10. 1038/s41467-019-13176-4.
- [20] S. M. Hus, S. M. Hus, R. Ge, P.-A. Chen, L. Liang, G. E. Donnelly, W. Ko, F. Huang, M.-H. Chiang, A.-P. Li, and D. Akinwande, "Observation of single-defect memristor in an MoS₂ atomic sheet," *Nat. Nanotechnol.*, vol. 16, pp. 58–62, Jan. 2021, doi:10.1038/ s41565-020-00789-w.
- [21] S. Rehman, M. F. Khan, S. Aftab, H. Kim, J. Eom, and D.-k. Kim, "Thickness-dependent resistive switching in black phosphorus CBRAM," *J. Mater. Chem. C*, vol. 7, no. 3, pp. 725–732, Jan. 2019, doi:10.1039/C8TC04538.
- [22] N. E. Gilbert, C. Gopalan, and M. N. Kozicki, "A macro model of programmable metallization cell devices," *Solid State Electron.*, vol. 49, no. 11, pp. 1813–1819, Nov. 2005, doi:10.1016/j.sse.2005.10.019.
- [23] S. Aldana, J. B. Roldán, P. García-Fernández, J. Suñe, R. Romero-Zaliz, F. Jiménez-Molinos, S. Long, F. Gómez-Campos, and M. Liu, "An indepth description of bipolar resistive switching in Cu/HfO_x/Pt devices, a 3D kinetic Monte Carlo simulation approach," *J. Appl. Phys.*, vol. 123, no. 15, Apr. 2018, Art. no. 154501, doi:10.1109/84.870058.
- [24] U. Russo, D. Kamalanathan, D. Ielmini, A. L. Lacaita, and M. N. Kozicki, "Study of multilevel programming in Programmable Metallization Cell (PMC) memory," *IEEE Trans. Electron Devices*, vol. 56, no. 5, pp. 1040–1047, May 2009, doi:0.1109/TED.2009.2016019.
- [25] S. Yu and H. P. Wong, "Compact Modeling of Conducting-Bridge Random-Access Memory (CBRAM)," *IEEE Trans. Electron Devices*, vol. 58, no. 5, pp. 1352–1360, May 2011, doi:10.1109/TED.2011. 2116120.
- [26] S. J.-M. Menzel, "Modeling and simulation of resistive switching devices," Ph.D. dissertation, RWTH Aachen, Aachen, Germany, 2012.
- [27] S. Menzel, S. Tappertzhofen, R. Waser, and I. Valov, "Switching kinetics of electrochemical metallization memory cells," *Phys. Chem. Chem. Phys.*, vol. 15, no. 18, pp. 6945–6952, Mar. 2013, doi:10.1039/ C3CP50738F.
- [28] D. S. Schulman, A. J. Arnold, and S. Das, "Contact engineering for 2D materials and devices," *Chem. Soc. Rev.*, vol. 47, no. 9, pp. 3037–3058, May 2018, doi:10.1039/C7cs00828g.
- [29] S. Das, H.-Y. Chen, A. V. Penumatcha, and J. Appenzeller, "High performance multilayer MoS₂ transistors with scandium contacts," *Nano Lett.*, vol. 13, no. 1, pp. 100–105, Jan 2013, doi:10.1021/nl303583v.
- [30] Z. Lin, J. Wang, X. Guo, J. Chen, C. Xu, M. Liu, B. Liu, Y. Zhu, and Y. Chai, "Interstitial copper-doped edge contact for n-type carrier transport in black phosphorus," *InfoMat.*, vol. 1, no. 2, pp. 242–250, May 2019, doi:10.1002/inf2.12015.
- [31] C. M. Went, J. Wong, P. R. Jahelka, M. Kelzenberg, S. Biswas, M. S. Hunt, A. Carbone, and H. A. Atwater, "A new metal transfer process for van der Waals contacts to vertical Schottky-junction transition metal dichalcogenide photovoltaics," *Sci. Adv.*, vol. 5, no. 12, Dec. 2019, Art. no. eaax6061, doi:10.1126/sciadv.aax6061.
- [32] Y. Guo and J. Robertson, "Band engineering in transition metal dichalcogenides: Stacked versus lateral heterostructures," *Appl. Phys. Lett.*, vol. 108, no. 23, Jun. 2016, Art. no. 233104, doi:10.1063/1.4953169.
- [33] J. M. Beebe, B. Kim, J. W. Gadzuk, C. Daniel Frisbie, and J. G. Kushmerick, "Transition from direct tunneling to field emission in metalmolecule-metal junctions," *Phys. Rev. Lett.*, vol. 97, no. 2, Jul 2006, Art. no. 026801, doi:10.1103/PhysRevLett.97.026801.
- [34] W. Wang, M. Laudato, E. Ambrosi, A. Bricalli, E. Covi, Y.-H. Lin, and D. Ielmini, "Volatile Resistive Switching Memory Based on Ag Ion Drift/Diffusion Part I: Numerical Modeling," *IEEE Trans. Electron Devices*, vol. 66, no. 9, pp. 3795–3801, Sep. 2019, doi:10.1109/TED. 2019.2928890.
- [35] R. Sasikumar, A. Ajoy, and R. Padmanabhan, "Modeling of electrochemical metallization-based transport in vertical transition metal dichalcogenide (TMD) memristors," in *Pro. IEEE 20th Int. Conf. Nanotechnol. (IEEE-NANO)*, Jul. 2020, pp. 159–163, doi:10.1109/ NANO47656.2020.9183542.
- [36] R. Waser and M. Aono, "Nanoionics-based resistive switching memories," *Nano Mater.*, vol. 6, no. 11, pp. 833–840, Nov. 2007, doi:10.1038/ nmat2023.
- [37] Q. Liu, J. Sun, H. Lv, S. Long, K. Yin, N. Wan, Y. Li, L. Sun, and M. Liu, "Real-Time Observation on Dynamic Growth/Dissolution of Conductive"

Filaments in Oxide-Electrolyte-Based ReRAM," Adv. Mater., vol. 24, no. 14, pp. 1844–1849, Mar. 2012, doi:10.1002/adma.201104104.

- [38] W. Sun, B. Gao, M. Chi, Q. Xia, J. J. Yang, H. Qian, and H. Wu, "Understanding memristive switching via in situ characterization and device modeling," *Nat. Commun.*, vol. 10, Aug. 2019, Art. no. 3453, doi:10.1038/s41467-019-11411-6.
- [39] D. M. Guzman, N. Onofrio, and A. Strachan, "First principles investigation of copper and silver intercalated molybdenum disulfide," J. Appl. Phys., vol. 121, no. 5, Feb. 2017, Art. no. 055703, doi:10.1063/ 1.4975035.
- [40] D. B. Strukov and R. S. Williams, "Exponential ionic drift: fast switching and low volatility of thin-film memristors," *Appl. Phys. A*, vol. 94, no. 3, pp. 515–519, Nov. 2009, doi:10.1007/s00339-008-4975-3.
- [41] A. Gehring and S. Selberherr, "Tunneling Models for Semiconductor Device Simulation," in *Handbook of theoretical and computational nanotechnology*, M. Rieth and W. Schommers, Eds. Los Angeles, CA, USA: American Scientific, 2006, ch. 9, p. 469–543.
- [42] J. G. Simmons, "Generalized Formula for the Electric Tunnel Effect between Similar Electrodes Separated by a Thin Insulating Film," J. Appl. Phys., vol. 34, no. 6, pp. 1793–1803, Jun. 1963, doi:10.1063/1. 1702682.
- [43] J. W. Haus, L. Li, N. Katte, C. Deng, M. Scalora, D. de Ceglia, and M. A. Vincenti, "Nanowire metal-insulator-metal plasmonic devices," in *Pro. SPIE 8883, ICPS 2013: Int. Conf. on Photon. Solutions*, Jul. 2013, pp. 7–20, doi:10.1117/12.2022127.
- [44] G. T. Wright, "Mechanisms of space-charge-limited current in solids," Solid State Electronics, vol. 2, no. 2-3, pp. 165–189, Mar. 1961, doi:10. 1016/0038-1101(61)90034-X.
- [45] D. F. Barbe, "Space-charge-limited current enhanced by Frenkel effect," *J. Phys. D: Appl. Phys.*, vol. 4, no. 11, pp. 1812–1815, Nov. 1971, doi:10.1088/0022-3727/4/11/427.
- [46] A. A. Grinberg, S. Luryi, M. R. Pinto, and N. L. Schryer, "Space-Charge-Limited Current in a Film," *IEEE Trans. Electron Devices*, vol. 36, no. 6, pp. 1162–1170, Jun. 1989, doi:10.1109/16.24363.
- [47] T. Shen, D. Valencia, Q. Wang, K.-C. Wang, M. Povolotskyi, M. J. Kim, G. Klimeck, Z. Chen, and J. Appenzeller, "MoS₂ for Enhanced Electrical Performance of Ultrathin Copper Films," ACS Appl. Mater. Interfaces, vol. 11, no. 31, pp. 28345–28351, Jul. 2019, doi:10.1021/acsami.9b03381.
- [48] "Electrical resistivity table for common materials," Accessed on: Jul. 6, 2020. [Online]. Available: https://www.electronics-notes.com/articles/ basic_concepts/resistance/electrical-resistivity-table-materials.php
- [49] E. Ortiz, B. Biel, L. Donetti, A. Godoy, and F. Gamiz, "Strain effects on effective masses for MoS₂ monolayers," *J. Phys. Conf. Ser.*, vol. 609, May. 2015, Art. no. 012008, doi:10.1088/1742-6596/609/1/012008.
- [50] D. Wickramaratne, F. Zahid, and R. K. Lake, "Electronic and thermoelectric properties of few-layer transition metal dichalcogenides," *J. Chem. Phys.*, vol. 140, no. 12, Mar. 2014, Art. no. 124710, doi:10.1063/ 1.4869142.
- [51] J. Qiao, X. Kong, Z.-X. Hu, F. Yang, and W. Ji, "High-mobility transport anisotropy and linear dichroism in few-layer black phosphorus," *Nat. Commun.*, vol. 5, Jul. 2014, Art. no. 4475, doi:10.1038/ncomms5475.
- [52] L. Ji, J. Shi, Z. Y. Zhang, J. Wang, J. Zhang, C. Tao, and H. Cao, "Theoretical prediction of high electron mobility in multilayer MoS₂ heterostructured with MoSe₂," *J. Chem. Phys.*, vol. 148, no. 1, Jan. 2018, Art. no. 014704, doi:10.1063/1.4998672.
- [53] M. W. Iqbal, M. Z. Iqbal, M. F. Khan, M. A. Shehzad, Y. Seo, J. H. Park, C. Hwang, and J. Eom, "High-mobility and air-stable single-layer WS₂ field-effect transistors sandwiched between chemical vapor depositiongrown hexagonal BN films," *Sci. Rep.*, vol. 5, Jun. 2015, Art. no. 10699, doi:10.1038/srep10699.
- [54] J. Xiao, M. Long, X. Zhang, J. Ouyang, H. Xu, and Y. Gao, "Theoretical predictions on the electronic structure and charge carrier mobility in 2D Phosphorus sheets," *Sci. Rep.*, vol. 5, Jun. 2015, Art. no. 9961, doi:10.1038/srep09961.
- [55] E. J. G. Santos and E. Kaxiras, "Electrically Driven Tuning of the Dielectric Constant in MoS₂ Layers," ACS Nano, vol. 7, no. 12, pp. 10741–10746, Dec. 2013, doi:10.1021/nn403738b.
- [56] A. Laturia, M. L. Van de Put, and W. G. Vandenberghe, "Dielectric properties of hexagonal boron nitride and transition metal dichalcogenides: from monolayer to bulk," *npj 2D Mater. Appl.*, vol. 2, Mar. 2018, Art. no. 6, doi:10.1038/s41699-018-0050-x.
- [57] E. Kutlu, P. Narin, S. B. Lisesivdin, and E. Ozbay, "Electronic and optical properties of black phosphorus doped with Au, Sn and I atoms," *Philos. Mag.*, vol. 98, no. 2, pp. 155–164, Jan. 2018, doi:10.1080/ 14786435.2017.1396375.

- [58] C. Yakopcic, T. M. Taha, G. Subramanyam, and R. E. Pino, "Memristor SPICE model and crossbar simulation based on devices with nanosecond switching time," in *Proc. IEEE Int. Joint Conf. on Neural Networks*, Aug. 2013, pp. 1–7, doi:10.1109/IJCNN.2013.6706773.
- [59] B. Cheng, A. Emboras, Y. Salamin, F. Ducry, P. Ma, Y. Fedoryshyn, S. Andermatt, M. Luisier, and J. Leuthold, "Ultra compact electrochemical metallization cells offering reproducible atomic scale memristive switching," *Commun. Phys*, vol. 2, Mar. 2019, Art. no. 28, doi:10.1038/s42005-019-0125-9.
- [60] R. Sasikumar, and R. Padmanabhan, "Modeling the dynamics of switching in electrochemical metallization (ECM)-based memristors," presented at 5th Int. Conf. Emerg. Electronics (IEEE ICEE 2020), New Delhi, India, Nov. 26-28, 2020.
- [61] L. Deng, D. Wang, Z. Zhang, P. Tang, G. Li, and J. Pei, "Energy consumption analysis for various memristive networks under different learning strategies," *Phys. Lett. A*, vol. 380, no. 7, pp. 903–909, Feb. 2016, doi:10.1016/j.physleta.2015.12.024.
- [62] I. Boybat, M. Le Gallo, S. R. Nandakumar, T. Moraitis, T. Parnell, T. Tuma, B. Rajendran, A. Leblebici, Yusuf Sebastian, and E. Eleftheriou, "Neuromorphic computing with multi-memristive synapses," *Nat. Commun.*, vol. 9, Jun. 2018, Art. no. 2514, doi:10.1038/ s41467-018-04933-y.